Direct parameter extraction is believed to be the most accurate method for equivalent-circuits modeling of heterojunction bipolar transistors (HBT's). Using this method, the parasitic elements, followed by the intrinsic elements, are determined analytically. Therefore, the quality of the extrinsic elements extraction plays an important role in the accuracy and robustness of the entire extraction algorithm. This study proposes a novel extraction method for the extrinsic elements, which have been proven to be strongly correlated with the intrinsic elements. By utilizing the specific correlation, the equivalent circuit modeling is reduced to an optimization problem of determining six specific extrinsic elements. Converting the intrinsic equivalent circuit into its common-collector configuration, all intrinsic circuit elements are extracted using exact closed-form equations for both the hybrid-π and the T-topology equivalent circuits. Additionally, a general explicit equation on the total extrinsic elements is derived, subsequently reducing the number of optimization variables. The modeling results are presented, showing that the proposed method can yield a good fit between the measured and calculated S parameters.
Introduction
Heterojunction bipolar transistors (HBT's) have been extensively adopted in digital, analog, and power applications owing to their excellent switching speed and high-current driving capabilities [1] , [2] . An accurate HBT model is vital for designing a circuit, assessing the process technology and optimizing the device design. Recently, much effort has been devoted to analytical approaches of HBT equivalentcircuit parameter extraction [3] - [9] . A direct extraction was presented in [3] , where special test structures were designed for de-embedding extrinsic circuit elements. The frequency dependence of the equivalent circuit parameters was discussed in [4] , allowing most equivalent circuit parameters to be directly evaluated. Another direct extraction procedure for HBT's was developed in [5] , where the measured S -parameters under open-collector bias condition were used to determine the extrinsic parameters. More recently, many closed-form representations of intrinsic circuit elements have been derived to extract equivalent circuit elements directly, if the extrinsic elements can be extracted accurately [6] - [8] . † † The authors are with National Nano Deivece Laboratories, Hsinchu, 30050 Taiwan.
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Current methods for determining the extrinsic resistance and inductance often require measurements at opencollector conditions [5] , at low frequencies [4] , or with a special test structure [3] . The extracted extrinsic elements under a high base current or under the low and high frequency approximations may make a small difference over their actual values operating in a real bias condition, often optimizing their values after completing the equivalent circuit modeling [9] . This study proposes a novel method for HBT equivalent circuit modeling. The proposed method, which is based on the strong correlation between the extrinsic and intrinsic elements, is analogous to the method developed for MESFET by Shirakawa et al. [10] and can be considered as an extension of [10] , [11] , since it derives a general equation to further reduce the number of extrinsic optimization parameters, and adopts linear least square algorithms to reduce the number of error functions in the optimization procedure.
The complete extraction procedure of the small-signal equivalent circuit is conducted in several steps. The rest of this paper is organized as follows. Section 2 presents the scheme of deriving the exact formulation for the biasdependent elements (R bi , C bcx , R be , C be , R bc , C bci and α for the T-topology, or R bi , C bcx , R π , C π , R bc , C bci and G m for the hybrid-π equivalent circuits) in terms of the four measured S -parameters. Once the closed-form equation is obtained, any error in the extrinsic elements appearing in the outer layer of the circuit raises the error in the extracted values of the bias-dependent elements. As the extrinsic elements are in their actual values, all intrinsic elements are independent of frequency [10] , [11] . Based on this strong correlation between the intrinsic elements and extrinsic elements, the complete parameter extraction algorithm is discussed in Sect. 3. Section 4 presents and discusses the extraction results for an InGaP/GaAs HBT device. Conclusions are finally drawn in Sect. 5.
Closed Form Representation of Intrinsic Circuit Elements

T-Topology Equivalent Circuit of the HBT Transistor
A general HBT equivalent circuit was used in this study. L E , R B , L B , R C , and L C from Level1, while Level3 excludes the base-collector capacitance, C bcx , from Level2. Figure 1 (b) shows the equivalent Level2 circuit in the common-collector configuration. The respective ABCDparameters, A Level2 , are described as [7] A Level2 
where
with
The transformation between the Y-parameters of the common-emitter configuration (Y e ) and of the commoncollector configuration (Y c ) are given as [12] 
The extrinsic part of the HBT, located outside Level2, is linked to Level2 through the following equations:
where Z Level1 and Z ext are the overall and extrinsic Zparameters, respectively.
Analytical Determination of the T-Topology Equivalent Circuit Elements
Like conventional FET modeling, once the extrinsic elements are known, along with the equivalent circuit shown in Fig. 1(a) , the intrinsic elements can be determined analytically. First, the overall S -parameters are converted to Zparameters, then the Z-parameters in common-emitter configuration of Level2 are obtained using Eqs. (5) and (6). After a series of standard network parameter transformations, the ABCD-parameters in common-collector configuration of Level2, A level2 , are determined. Consider the A 11,Level2 and A 21,Level2 shown in (2a) and (2c). Re-arranging both equations gives
and, therefore,
Normalizing (9) and (10), leads to
From the above equations, Y ex and R bi can be determined as
Re A 11,level2 − 1 A * 11,level2 (13) and
Re A 21,level2 A * 11,level2 (14) respectively. Then, Y bc can be derived as
According to Fig. 1(b) , the chain matrix A level2 can be divided into two separate sub-networks, A 1 and A 2 , connected in cascade with their elements:
Since |A Level2 | = |A 1 ||A 2 | and |A 1 |=1, the current gain α can be derived as
The symbol | | denotes the determinant of a given matrix. 
The equivalent circuit elements in Level2 at each frequency point are derived from Eqs. (13)- (15) and (18) . The detail expressions are given as follows:
At this step, the closed-form representation of most bias dependent elements has been derived. However, the closed form representations of α 0 , τ T and w α are difficult to find only from (17) . Therefore, the three parameters, α 0 , τ T and w α , are determined directly from the frequency dependence of Eq. (17) using linear least square algorithms. First, α 0 and w α are extracted from |α(w)| 2 , leading to the linear least-squares problem [13] , [14] 
where w and N denote the angular frequency and the number of measured frequency, respectively. The transit time, τ T , is then computed using the mean value of
Hybrid-π Equivalent Circuit
For the hybrid-π equivalent circuit shown in Fig. 2 
where A int denotes the ABCD-parameters of Y int in common-collector configuration, and Y π and G m are defined as
From (24), (25),
Since the T-topology is more closely related to the original derivation of the common-base Y-parameters of bipolar transistors [12] , [15] , it is used in this study to extract extrinsic circuit parameters. 
Effect of Extrinsic Elements on Determining Intrinsic Elements
As mentioned in Sect. 2.2, once extrinsic elements are given, the bias-dependent elements are determined uniquely through Eqs. (13)- (15) and (17)- (19) . Notably, at millimeter wave frequency, a slight change in any of the extrinsic elements can lead to drastic changes in some intrinsic elements values. Figure 3 plots the frequency characteristic of C be with respect to L C , showing that a small change in L C , heavily affects the intrinsic element C be . Therefore, the intrinsic elements can be written as functions of the extrinsic elements, Z ext and the angular frequency as follows:
If the extracted intrinsic lumped-circuit elements are valid at each measured frequency, then the elements values show negligible frequency responses. By finding the specific extrinsic elements,
the frequency dependence of intrinsic elements, the equivalent circuit modeling is reduced to an optimization problem.
Derivation of General Analytical Equations
This section introduces an additional relation to further reduce the number of extrinsic elements needed for equivalent circuit modeling. As shown in Fig. 1(a) , the Z-parameters of the part of level3 can be written as follows:
where Y be and Y bc are defined in (3b) and (3a) respectively. Since the imaginary part of Z 11,Level3 -Z 12,Level3 equals zero [8] , [16] , a general analytic equation in terms of the equivalent circuit elements can be obtained as follows:
Equation (29) shows that the extrinsic elements, L B can be expressed in terms of the other elements and is shown as
The term Z ext -L B denotes all the extrinsic elements except the base inductance. Therefore, once the values of R B , R C , R E , L C and L E are known, L B can be determined. By substituting (29) into (27), in this way, Z ext in Eq. (27) can be expressed as Z ext -L B . Therefore, the equivalent circuit modeling is further reduced to an optimization problem of finding the specific five extrinsic elements. Figure 4 shows the complete parameter extraction algorithm. First procedure, the extrinsic parameters are initialized to their appropriate range determined from opencollector measurements [5] , making them close to the physically meaningful minimum of the optimization error function.
The Complete Parameter Extraction Algorithm
Second, the extrinsic elements are optimized so that the intrinsic elements exhibit smaller frequency dependences. The objective function for this condition is presented as
where k varies from 1 to 6; N denotes the total number of measured frequency points; the over bar denotes the mean values, and ρ k denotes a normalizing factor to make f k vary between zero and one.
Furthermore, to refine the modeling results, (33) is considered as a loose constraint. 
where the superscripts c and m denote the calculated and measured S parameters, respectively, and W pq denotes the weighting factor of S pq . The mean values of intrinsic elements are used for computing S C pq and L B . The extended error vector then comprises Figure 4 presents the detail parameter extraction steps. Initially, the values of extrinsic parameters R B , R C , R E , L C and L E are selectively assigned from the first procedure. The extrinsic inductance L B , and all the parameters within Level2, are evaluated from Eqs. (29) and (19)- (21) . Notably, some error functions (α 0 , τ T and w α ), which determine the extrinsic elements, are cleverly eliminated using linear least square algorithms as described in Sect. 2. The complexity of the optimization routine is thus reduced to only seven error functions as compared to ten without using the linear least square algorithms. Then, the process is conducted iteratively to obtain the lowest possible error vector value from Eq. (34). If the error vector (34) is below the designed error criteria, the extrinsic and intrinsic elements are extracted, completing the equivalent circuit modeling.
Results and Discussion
To validate and assess the accuracy of the proposed extraction method, several 4 × 20 µm 2 InGaP/GaAs common emitter HBT devices fabricated in-house [17] were investigated. The measurements were performed with an HP8510C network analyzer and Cascade Microtech probes with a frequency sweep from 1 GHz to 20 GHz. The flowchart depicted in Fig. 4 was implemented on Agilent IC-CAP. Some details of implementation are considered in the Appendix. Figure 5 (a) compares the measured and calculated Sparameters based on the T-equivalent circuit for the bias point at V CE =1.5 V, I C =17.3 mA, and I B =300 µA. There was good agreement between the results. Table 1 gives the small-signal model parameter's values for some bias points.
By applying the extracted extrinsic elements into hybrid-π equivalent circuits, the frequency dependence of the model parameters was obtained. As shown in Fig. 6 , the frequency variation is negligible for the circuit elements, G m0 and τ π , while the circuit elements, R π and C π exhibit noticeable frequency dependence.
The circuit elements R π , C π , G m0 and τ π were derived in terms of the T-topology equivalent circuit elements by comparing the Y parameters of Level2 in T-topology equivalent circuit and Y int in hybrid-π equivalent circuit. The detailed expressions was given as
if w w α and wR be C be 1 (35a)
if w w α and wC be R be 1 (35b)
Clearly, the parameters G m0 , τ π , C π and R π have the nature of frequency dependence, as been observed by many authors [18] , [19] . However, according to (35c) and (35d), the frequency dependence of C π and R π is negligible if wτ π 1 (i.e. τ T is small). Therefore, the proposed method may be applicable in the hybrid-π equivalent circuit in stateof-the-art HBT's with the values of τ T that are sufficiently low.
Here, the bias-dependent elements of the hybrid-π equivalent circuit are derived directly from the optimization method with a tight search domain according to the extraction results after removing the extrinsic elements. Figure 5 (b) compares the measured and calculated Sparameters based on the hybrid-π equivalent circuit for the bias point used in Fig. 5(a) . Table 1 lists the modeling results of the hybrid-π equivalent circuit for some bias points. Table 1 shows that some modeling parameters can be correlated to the physical principle of HBT operation. C bcx models the extrinsic component of base-collector junction capacitances where the collector current flow is negligible. For HBT's biasing in the forward active mode, the basecollector junction is reverse-biased, and the diffusion capacitance is negligible. The slight decrease in (C bcx +C bci ) with increasing I C is attributed to the current-induced broadening of the base/collector depletion layer, and to the variation of space charge with V CB due to electron velocity modulation [20] . The intrinsic base resistance R bi splits the basecollector capacitance into intrinsic (C bci ) and extrinsic components (C bcx ). The reduction of R bi at higher currents is caused by emitter current crowding [21] .
The saturation of α 0 with collector current reflects a similar trend for the variation of the common-emitter DC current gain, β, with current. The dynamic resistance R be models the variation in the emitter current resulting from base-emitter voltage changes. The reduction in R be with increasing I C follows the inverse current relationship R be = n be KT/qI E , where n be denotes the ideality factor of the baseemitter junction and is around 1.33-1.54 in the modeling HBT. The reduction of the base-collector resistance R bc may be due to the Early effect.
The base-emitter capacitance C be includes the terms related to the base-emitter junction depletion capacitance and the base-emitter diffusion capacitance. Since the baseemitter junction depletion capacitance does not vary much with V BE [21] , the increase in C be is mainly contributed by the base-emitter diffusion capacitance. The diffusion capacitance is the variation in the minority carrier charge in the quasi-neutral emitter and in the quasi-neutral base with respect to the change in V BE . As I C increases (i.e. V BE increases), the minority carrier both in the emitter and base region also increases. Therefore, C be increase as I C increases. Table 1 shows that the delay time τ T decreases with increasing I C . The modeling result in this study is consistent with that in [22] , [23] . The delay time τ T (=τ B /6+τ C ) contains two components: τ B , the base transit time, and τ C , the collector depletion region delay time [21] . For a uniformly doped base, τ B and τ C can be written as
where W B denotes the neutral base width; D nB denotes the diffusion constant in the base region; v n,avg denotes the average velocity of electrons at the base end of the base/collector depletion region, and W C denotes the base/collector depletion width. Since base region of the HBTs is heavily doped, their base width modulation effect is small. The W C variation was also neglected in this study, since the reduction of (C bcx +C bci ) is less than 10% (∼10 fF). Therefore, the reduction of τ T at a higher I C may be due to the higher v n,avg caused by a higher applied voltage in the base/emitter junction and thus a lower base/emitter potential barrier. For the hybrid-π equivalent circuit, some circuit parameters are the same as that in the T-topology equivalent circuit. The bias information of the other parameters, G m , τ π , R π and C π can be explained from the relationships between T-topology and hybrid-π equivalent circuits depicted in Eq. (35).
Conclusion
This study presents a novel method for small-signal HBT equivalent circuit modeling. The exact formulation for the bias-dependent elements both for T-topology and hybrid-π equivalent circuits is derived in terms of the four-measured S -parameters, reducing the small-signal modeling of HBT's to accurately determining the extrinsic element values. Assuming that the equivalent circuit is valid over the whole frequency range of the measurements, the extrinsic elements are iteratively determined by minimizing the variance of the intrinsic elements as an optimization criterion. One general equation for the total extrinsic elements has been derived, reducing the number of optimization variables. Additionally, linear least square algorithms are adopted to cut the num-ber of error functions involved in the optimization procedure, reducing the optimization routine's complexity. Consequently, the proposed method leads to a good fit between the measured and calculated S -parameters.
